JEDEC JESD8-33
$99.00
.05 Low Voltage Swing Terminated Logic (LVSTL05)
This standard defines power supply voltage range, dc interface, switching parameter and overshoot/undershoot for high speed low voltage swing terminated NMOS driver family digital circuits. The specifications in this standard represent a minimum set of interface specifications for low voltage terminated circuits. Item 159.03
Related products
$26.00
$37.00
$25.00
$29.00
$33.00
$40.00
$24.00
$25.00