To provide a standard method of modeling ASICs in VHDL. This method is aimed at providing efficient, accurate, and tool independent simulation suitable for large chip-level designs typical of those which are based on ASICs.
IEEE 1076.4-2000
$189.00
IEEE Standard VITAL ASIC (Application Specific Integrated Circuit) Modeling Specification