To provide a standard method for modeling ASICs in VHDL. This method is aimed at providing efficient, accurate, and tool independent simulation suitable for large chip-level designs typical of those which are based on ASICs.
IEEE 1076.4-1995
$80.00
IEEE Standard VITAL Application-Specific Integrated Circuit (ASIC) Modeling Specification