Defines a mechanism for the test of core designs within a system on chip (SoC).This mechanism constitutes a hardware architecture and leverages the core test language (CTL)to faciliate communication between core designers and core integrators.
IEC 62528 Ed. 1.0 en:2007
$240.00
Standard Testability Method for Embedded Core-based Integrated Circuits
Category: IEC